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Abstract:  Within this paper, we advise a brand new CAM word architecture, known as master-slave 
match line (MSML) design, which aims to mix the actual-slave architecture and charge refill 
minimization method to lessen the CAM power dissipated within the match lines (MLs). Content-
addressable memory (CAM) is really a hardware storage generally utilized in the short lookup 
applications. However, the parallel comparison feature costs the CAM memory large power consumption. 
Additionally, we further propose an altered CAM cell to facilitate the MSML match performance, i.e., 
MSMLhp design, which could even result energy-delay product improvement in contrast to the initial 
MSML and traditional CAM designs within the 128-bit word size situation. Unlike the traditional design, 
where just one single ML can be used, our design uses one master-ML (MML) and many slave-MLs 
(SMLs) to do looking operation. By discussing the MML charge with simply the mismatched SML, our 
design can minimize the MML charge refill swing, so that the ML power consumption could be reduced 
effectively. Theoretically, the ML power saving, that is in addition to the search pattern and match 
situation. In contrast to the traditional NOR-type CAM design, the simulation results reveal that the 
MSML design using the best configuration can help to eliminate the ML energy consumption with a 
range, which increases using the word size. 
Keywords: Charge Refill Minimization; Content-Addressable Memory (CAM); Match Line (ML); 
I. INTRODUCTION 
Because of the frequent lookup and also the 
parallel comparison feature where a lot of 
transistors and wires are participating in each 
lookup, the ability use of CAM is generally 
considerable. Within the CAM memory, the match 
lines (MLs) and check lines (SLs) would be the 
major power consumers. The ML is lengthy wire 
with large capacitance, and each search may cause 
a lot of ML switching activities. In comparison, the 
NAND-type ML trades looking performance for 
low-power feature [1]. In the related work, the ML 
power consumption could be reduced by a number 
of methods, such as the ML segmentation, 
pipelining search plan, lowering the ML current 
swing, and so forth. Within this paper, we advise a 
brand new ML architecture, known as master-slave 
ML (MSML). The important thing idea of the 
MSML design is to blend the actual-slave 
architecture and charge discussing method to lessen 
the CAM power dissipated within the ML 
switching. With various SML number, you will 
find four reasonable configurations within the MS 
design, including MS1, MS2, MS4, and MS8. To 
judge the outcome of interconnection wires around 
the MS design, all experimental answers are 
acquired in the HSPICE simulation. The outcomes 
reveal that our designs are specifically appropriate 
for that CAM array with large word size. In 
contrast to the traditional CAM design, the initial 
MSML design can effectively lessen the ML power 
consumption, but create a large performance 
penalty. 
 
Fig.1.Proposed cell 
II. PROPOSED SYSTEM 
The CAM consists mainly from the CAM cells. An 
average XOR CAM cell that includes a double 
edged sword: 1) one for storing data, known as 
store unit and a pair of) another for evaluating data, 
known as compare unit. The shop unit is generally 
implemented because the traditional 6T SRAM cell 
which contains a mix coupled inverter pair. The 
compare unit is really a pass-transistor logic (PTL) 
for evaluating the stored with search data [2]. With 
respect to the different applications, the NOR 
compare unit could be modified as XNOR logic. 
There's two phases inside a search operation, i.e., 
recharge phase and evaluation phase. Only if all 
cells are matched, i.e., looking information is like 
the stored data, the ML can retain logic high as 
with the recharge phase. Since the pull-lower path 
is extremely short, in situation of the mismatch the 
ML is discharged to  rapidly. Thus, the NOR-type 
CAM offers the best search performance. Observe 
that the pull-lower transistors arranged in NOR 
type is advantageous for search performance, 
however they lead lots of drain capacitances 
towards the ML. Consequently, the NOR-type 
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CAM is power inefficient, even though it can offer 
the very best performance. As opposed to the 
NOR-type CAM, the NAND-type CAM aims to 
lessen the ability dissipated searching operation, in 
which the pull-lower transistors of every CAM cell 
within the same word are not arranged in NOR 
type. The ML is initially recharged to high, and 
discharged to  only if all CAM cells are matched 
[3]. A pipelined search plan was suggested, in 
which a CAM word is further split into several 
segments. Each segment is evaluated sequentially 
inside a pipeline fashion. Just the words that match 
a segment can proceed using the next segment 
search. As described above, these segmentation 
methods can help to eliminate power only within 
the best situation, in which the first segment can 
remove the unwanted comparison. To beat this 
drawback, electric power charge-shared ML plan 
was suggested to lessen the worst-situation power 
consumption. The SMA partitions the whole ML 
into four segments. These four segments are is 
categorized as recharged type and also the charge-
shared type. First, just the recharged segments are 
billed, and so the charge spread signal is enabled 
throughout the match evaluation phase. The current 
of shadow ML could be shifted through the LS 
first, after which to toggle the VD to disable the 
ML charge path. By cutting short the charge time, 
the ML power consumption could be reduced. 
Observe that the strategy described above are 
NOR-type ML architecture. 
III. METHODOLOGY 
The important thing idea behind our design is to 
blend the actual-slave architecture using the charge 
refill minimization method to lessen the ML 
switching power. Unlike the traditional CAM 
design which utilizes just one ML, our design uses 
both MML and SML to do looking operation. By 
discussing the charge between your MML and also 
the SML, we are able to lessen the MML refill 
swing effectively, so that looking power dissipated 
within the MMLs could be largely reduced. Within 
the recharge phase, the MML and FML are first 
recharged to high, and also in the match evaluation 
phase just the mismatch situation can change the 
logic degree of the FML from high to low [4]. 
Within this phase, the control signal PRE is high. 
Thus, the MML and FML are recharged to high, 
and all sorts of SMLs. Following the recharge 
phase, the control signal PRE is pulled lower to  
and also the search data need to be loaded around 
the search lines to begin the matching process. This 
phase is known as match evaluation phase. It's a 
real match only if both SML1 and SML2 are 
matched. The important thing node current and 
path connection/disconnection of these cases are 
summarized. In the search operation of MSML 
design, it's obvious the MSML doesn't consume 
ML dynamic power within the match situation. 
This is comparable to the traditional NOR-type 
CAM design. By comparison, the SMA design 
would even make the ML power consumption 
within the match situation. For any given 
configuration, in the power saving aspect, the very 
best situation is the fact that just one SML is 
mismatch. However, the worst situation takes place 
when all SML segments are mismatch. Because it 
is expected the ML power consumption increases 
using the mismatched SML number. Within the 
MSML design, the match evaluation process could 
be further decomposed into two steps: 1) the charge 
shared in the MML enhances the mismatched SML 
first and a pair of) the SML will switch on the pull-
lower transistor to release the FML. In contrast to 
the traditional NOR-type CAM design, clearly, the 
mismatch procedure for the MSML design is 
longer. In the analysis, the release speed of FML is 
dependent upon the mismatched SML rising time. 
What this means is the MSML performance could 
be improved by accelerating the charge discussing 
between your MML and SML. To get rid of the 
drawbacks of conventional CAM cell, we further 
customize the CAM cell that you can use to 
enhance looking performance of MSML design. 
This revised MSML design with modified CAM 
cell for top performance is denoted as MSML. In 
contrast to the traditional CAM cell, clearly, we 
trade more power and area cost for much better 
performance. To lessen the region and power 
penalties suffered by the extra inverter, the inverter 
is really implemented in minimum size within the 
MSML. That ensures our design could work 
properly, even just in the worst situation where all 
SML segments are mismatch and also the final 
balance current is cheapest. Within the MSML 
design, not just the functionality and power saving, 
however the MD can also be impacted by the PT 
variation. To research the result of word size 
around the design feature, all designs are put on 
three CAM arrays that contain 128 words, however 
with different word size [5]. For any fair 
comparison, within this paper all performance 
should be measured within the worst situation. 
Thus, we make use of the energy for any fair 
comparison, obviously, the product from the MD 
and also the ML power. 
IV. CONCLUSION 
The HSPICE simulation results reveal that the 
suggested MSML design is appropriate towards the 
cases with large word size as opposed to the cases 
with small word size. By minimizing the MML 
charge loss, the MSML design can largely lessen 
the ML energy consumption. This selection helps 
make the MSML design more appealing than 
various other work. Particularly, we further 
propose an altered CAM cell to enhance the 
MSML search performance, though it costs a area 
overhead and power penalty when compared to 
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original MSML design. This paper introduces a 
minimal-power ML design, known as MSML 
design, by which we combine the actual-slave 
architecture using the charge refill minimization 
method to lessen the CAM ML power 
consumption. Unlike probably the most related 
work, in which the power saving depends upon the 
appearance of best situation, within the MSML 
design a minimum of ML power saving is 
guaranteed theoretically. 
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